



B/In

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
PATENT APPLICATION

Applicant: Benayoun et al
Serial No.: 09/683,231
Filed: 12/04/2001

Art Unit: 2667
Examiner: Afsar M. Qureshi
Atty. Docket: FR920000052US1

Title: SYSTEM FOR ROUTING DATA PACKETS THROUGH A CROSSBAR SWITCH IN EXPANSION MODE

Commissioner For Patents
P.O. Box 140
Alexandria, VA 22313-1450

Sir:

Applicants are hereby submitting a certified copy of the foreign application, European Patent Application No. 00480112.2 filed on March 20, 2001 as specified in 35 U.S.C. § 119(b).

Respectfully submitted,

Date: 09/26/2005

By: Anthony J. Canale

Anthony J. Canale, Reg. No. 51,526
IP Law Department, 972 E
IBM Corporation
1000 River Street
Essex Junction, VT 05452
Tel.: 802-769-8782

CERTIFICATE OF MAILING OR FAXING

I, hereby, certify that on the date shown below, this correspondence is being sent by:

MAIL

deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Assistant Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Date _____

FACSIMILE

transmitted by facsimile to the Patent and Trademark Office

Arnette Dodge

Name _____

Signature _____

BEST AVAILABLE COPY

THIS PAGE BLANK (USPTO)



Europäisches
Patentamt

European
Patent Office

Office européen
des brevets

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

00480112.2

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office
Le Président de l'Office européen des brevets
p.o.

I.L.C. HATTEN-HECKMAN

DEN HAAG, DEN
THE HAGUE,
LA HAYE, LE
20/03/01

THIS PAGE BLANK (USPTO)



Blatt 2 der Bescheinigung
Sheet 2 of the certificate
Page 2 de l'attestation

Anmeldung Nr.:
Application no.: **00480112.2**
Demande n°:

Anmeldetag:
Date of filing: **07/12/00**
Date de dépôt:

Anmelder:
Applicant(s):
Demandeur(s):
INTERNATIONAL BUSINESS MACHINES CORPORATION
Armonk, NY 10504
UNITED STATES OF AMERICA

Bezeichnung der Erfindung:
Title of the invention:
Titre de l'invention:
System for routing data packets through a crossbar switch in expansion mode

In Anspruch genommene Priorität(en) / Priority(ies) claimed / Priorité(s) revendiquée(s)

Staat: State: Pays:	Tag: Date: Date:	Aktenzeichen: File no. Numéro de dépôt:
---------------------------	------------------------	---

Internationale Patentklassifikation:
International Patent classification:
Classification internationale des brevets:

/

Am Anmeldetag benannte Vertragstaaten:
Contracting states designated at date of filing: AT/BE/CH/CY/DE/DK/ES/FI/FR/GB/GR/IE/IT/LI/LU/MC/NL/PT/SE/TR
Etats contractants désignés lors du dépôt:

Bemerkungen:
Remarks:
Remarques:

THIS PAGE BLANK (USPTO)

SYSTEM FOR ROUTING DATA PACKETS THROUGH A CROSSBAR SWITCH IN
EXPANSION MODE

Field of the Invention

The present invention relates to the transmission of data
5 packets between Local Area Networks (LAN) interconnected by a
crossbar switch and relates in particular to a system for
transmitting LAN data packets through a crossbar switch.

Background of the Invention

Local Area Networks such as ethernet or token-ring, are generally interconnected together through hubs or bridges. The hub is a system made of LAN adapters that communicate together through a switch card. This switch card can be either a parallel bus or a passive switch card. Each data packet sent through the network has to follow a specific data path to reach its final destination. This process is generally known as the expansion mode process which is determinant for the high speed switches. In order to address this concern the prior art solutions are based on the use of a table routing located in front of the switch for rerouting the data packets coming from one port to another output port. Based on the table routing content, the mechanism allows to change the destination address of the incoming data packet in order to re-route this latter to the appropriate switch. In those prior

art systems, it is necessary to change a specific field in the packet header to route the packet, and to repeat this replacement as much as it is required for the packet to reach its final destination, which is thus particularly constraint.

5 Therefore, it would be desirable to have a routing process and an associated system which overcome the drawbacks of the prior art systems.

Summary of the Invention

10 Accordingly, the object of the invention is to provide a system and method to route data packets to their final destination without modifying the packet's headers.

15 Another object of the invention is to provide a system for connecting several (LAN) adapters through a switch having the capability to be expandable both in ports and in speed.

The accomplishment of these and other related objects is achieved by a switching module comprising first receiving means for storing a first plurality of incoming frames; second receiving means for storing a second plurality of frames; 20 first outputting means for outputting a first subset of the first plurality of frames and the second plurality of frames; second outputting means for outputting a second subset of the first plurality of frames; and switching means, coupled to the first and second receiving means and coupled to the first and 25 second outputting means for routing the first and the second subsets of the first plurality of frames and the second plurality of frames to the respective first or second output means.

Preferably, the switching module is used in port expansion mode in a data transmission system comprising a plurality of Local Area Networks (LANs) interconnected by a hub which includes a plurality of LAN adapters respectively connected to 5 said LANs. A crossbar switch interconnects all LAN adapters, and is characterized in that it comprises at least two switching modules of the type previously described and physically connected through a backplane.

A frame sent by an adapter to the crossbar switch is made of a 10 plurality of data packets of fixed bytes size header. An incoming frame (Ethernet or Token Ring) is split within each adapter into a plurality of data packets having a fixed bytes size wherein one byte of each data packet contains the final destination address of the data packet. Preferably the frame 15 is split into data packets of 54 bytes. The final destination address of each data packet contained in one byte is compared to a switch module address range assigned to the first switching module. If the address matches, the respective data packet is stored into an internal memory of the first switching 20 module for further outputting to the appropriate LAN adapter. Otherwise, the respective data packet is stored into an expansion memory of the first switching module for further routing to the second switching module.

25 In the system of the present invention a data packet sent by an adapter initially contains in its header its final destination address which is the physical address of the destination switch. The header of the incoming data packet is first analyzed by the first switching module and either stored 30 internally or routed to an expansion memory whether the data packet header matches the switch module address range or not.

Brief Description of the Drawings

The novel features believed to be characteristic of this invention are set forth in the appended claims. The invention itself, however, as well as these and other related objects and advantages thereof, will be best understood by reference to the following detailed description to be read in conjunction with the accompanying drawings.

Figure 1 , is a block diagram of a data transmission system including four LANs interconnected by a hub according to the principles of the invention.

Figure 2 , is a block diagram representing the main functions included in the switch module of the present invention.

Figure 3 , is a block diagram representing the select data_in interface circuit of the present invention.

Figure 4 , is a block diagram representing the data_out interface circuit of the present invention.

Figure 5 , is a block diagram representing the expansion data_in interface circuit of the present invention.

Figure 6 , is a block diagram representing the expansion data_out interface circuit of the present invention.

Figure 7 , is a block diagram of the crossbar data switch circuit of the present invention.

Figures 8A and 8B , show a preferred interconnection scheme between switches of the present invention.

Detailed Description of the Invention

The invention is implemented in an environment illustrated in Fig.1 wherein a plurality of Local Area Networks (LAN) 10-1, 10-2, 10-3, 10-4 are interconnected together by a hub 12 including an ATM crossbar switch 14 and the same plurality of LAN adapters (16-1,16-2,16-3,16-4). The Local Area Networks may be of the type ATM, ethernet or token-ring. Each LAN is coupled to the switch module 14 by means of LAN adapter 16-1 for LAN 10-1, 16-2 for LAN 10-2, 16-3 for LAN 10-3 and 16-4 for LAN 10-4. Each LAN adapter is respectively connected to the switch module 14 by means of a data-input bus (13-1 to 13-4) and a data-output bus (15-1 to 15-4).

Turning now Figure 2, a block diagram representing the main functions included in the switch module of the present invention is described. The switch module 200 includes a select data_in logic function 202, a data_out logic function 204, an expansion data_in logic function 206, an expansion data_out logic function 208 and a crossbar data switch function 210. The select data_in function 202 is made of eight identical "select data_in" logical blocks (203-1 to 203-8) for inputting incoming packets from LAN adapters on "data input buses" (S1 to S8) and to be described in detail later with reference to figure 3.

The data_out function 204 is made of eight identical "data_out" logical blocks (205-1 to 205-8) for outputting packets on data output buses (OUT_1 to OUT_8) and to be described in detail later with reference to figure 4.

The expansion data-in function 206 is made of eight identical "expansion data-in" logical blocks (207-1 to 207-8) for inputting expansion packets on "expansion data input buses" (EXPIN-1 to EXPIN-8) and to be described in detail later with reference to figure 5.

The expansion data_out function 208 is made of eight identical "expansion data-out" logical blocks (209-1 to 209-8) for outputting expansion packets on "expansion output buses" (EXPOUT-1 to EXPOUT-8) and to be described in detail later 5 with reference to figure 6.

The crossbar data switch block 210 which general function is to determine the appropriate data switching configuration and to be described in detail later with reference to figure 7 is connected to each individual logical block through internal 10 buses: DATA_MUX_IN (212-1 to 212-8) from the select data-in blocks; EXP_MUX_IN (214-1 to 214-8) from the expansion data-in blocks; and SW_DATA_OUT (216-1 to 216-8) to the data-out blocks.

Finally the switch module 200 includes an address configuration range module 220 for predefining the expansion configuration of the switch module as it will be described later. 15

It should be noted that the present invention applies for any others organizations of the switch matrix such as a 4x4 or a 8x8 or a 16x16.

20 Figure 3 is a detailed block diagram of a select data_in logical circuit 203-1 of figure 2. The select data_in circuit 203-1 is made of a selector 302, a Finite State Machine circuit 304, an internal data memory circuit 306, an expansion memory circuit 308, an internal memory control circuit 310 and 25 an expansion memory control circuit 312. Selector 302 receives incoming data packets through a data input bus 314 (DATA_IN) and outputs them through two output buses named as (DATA_MUX_IN) bus 212 and expansion data bus (EXP_DATA_OUT) bus 218. Data input bus 314 carries data from LAN adapters 30 (16-1 to 16-4). Expansion data bus 218 carries data to expansion data_out blocks (209-1 to 209-8) and (DATA_MUX_IN) bus 212 carries data to crossbar data switch (210).

Selector 302 receives several data, clocks and control signals (several bus and control signals are shown on the figure without reference just for illustration as they are basic connections of such circuits) to perform the following

5 functions which are not described in detail herein as they may be executed by common techniques which are not the aim of the invention. Selector mainly :

- determines the packet detection time through a synchronization packet signal SYNC,

10 • validates (318 signal) an incoming packet from a LAN adapter,

- based on the content of the packet header, routes the packet (on bus 316) to the expansion memory circuit 308 or to the internal data memory circuit 306.

15 The FSM logical block (304) performs the following tasks which again are not described in detail herein as they may be executed by common techniques which are not the aim of the invention. FSM mainly:

- receives packet header detection from selector 302 ,

20 • controls the memory control circuits 310,312,

- sends request_for_connection signals to crossbar data switch 210,

- receives grant_connection and acknowledge signals from crossbar data switch 210,

- controls the reading of the packets previously stored either into the internal memory or into the expansion memory according to the grant address,
- receives a general_back_pressure signal from crossbar data switch to inform of an overload of the storing modules to stop sending requests.

5 The internal memory control block 310 performs the following common tasks which again are not described in detail herein as they may be executed by common techniques which are not the 10 aim of the invention. Memory control block 310 mainly:

- receives valid_packet signal (318) from selector 302 and controls the write operations of packets coming from selector 302 into memory circuit 306.
- Controls the read operations from memory circuit 306 to the 15 data mux in block over the DATA-MUX-IN bus 212.

Similarly to the previous description of memory control circuit 310, the expansion memory control circuit 312 mainly :

20

- Receives valid packet signal(318) from selector 302 and controls the write operation of packets coming from selector 302 into expansion memory circuit 308.
- Controls the read operation of packets from the expansion memory circuit 308 to the expansion data out block over the EXP_DATA_OUT bus 218.

Finally, memory circuit 306 and expansion memory circuit 308 25 stores and outputs data packets under the control of the respective memory control circuits (310,312).

Referring now to figure 4, one data_out logical block (205-1) of the data_out function 204 is described. Data_out circuit 205-1 receives a Data out Switch bus (SW_DATA_OUT) 216-1, a Data_Transfer signal (Data_XFER) and outputs data on a 5 Data_Out bus (OUT_1).

The data_out logical block (205-1) includes a Finite State Machine circuit 402, a Memory control circuit 404 and a Data memory circuit 406. Data memory circuit 406 is connected to the crossbar data switch through the Data_Switch bus (216) to 10 receive data from the select data-in blocks or the expansion data_in blocks. Memory control circuit 404 receives the Data Transfer signal (DATA_XFER) from the crossbar data switch and controls the Write/Read operations of the packets to/from data memory circuit 406. Finite State Machine 402 sends and

15 receives various signals (a General_Back_Pressure signal, a Queue_Status signal, a Synchronization signal, an External_Back_Pressure signal (EXT_BP)) to control the read operation of a packet to be sent, and to control the overload of the memory.

20 Going to figure 5, one expansion data_in circuit 207-1 is now described. Expansion data-in circuit receives data through an Expansion Data Input bus (EXPIN_1), and outputs data through an Expansion Multiplex Data Input bus 214-1 (EXP_MUX_IN). Again, expansion data-in circuit also receives and sends 25 control signals.

The expansion data_in circuit 207-1 includes a Finite State Machine (FSM) 502, an expansion memory control circuit 504 and an expansion memory data circuit 506. The expansion memory control circuit 504 receives several signals to:

30 • validate a data packet received from others switches modules 200,

- control the write operation of the incoming packet into the expansion memory circuit 506.
- Control the read operation of packets, from the expansion memory circuit 506 to the expansion mux in block over the 5 "EXP_MUX_IN" bus 214.
- control the expansion memory overflow.

Finite State Machine circuit 502 receives and generates several control signals to:

- send an Expansion_Request signal (EXP-REQ) to the crossbar 10 data switch according to the header address of the incoming packet.
- generate the read address packet after reception of the Expansion_Grant signal (EXP-GRT) sent by the crossbar data switch, and

15 • control and generate the overflow mechanism.

Referring now to figure 6, an expansion data_out circuit 209-1 is described. The expansion data_out circuit is composed of a control logic block 602, an expansion memory control block 604 and an expansion memory 608.

20 The control logic circuit 602 receives data from a Select data_in circuit (203-1 to 203-8) on expansion data out buses (218-1 to 218-8) and mainly performs the followings tasks:

- select the available input of the expansion memory 608 where to store an incoming rerouted packet,
- 25 • validate the selection,

FR 9 2000 0052

- control the expansion overflow of the expansion memory, and
- control the general back pressure.

In the expansion mode (port or speed expansion), the output of the expansion data_out circuit is connected to a second 5 switch module 200 by means of an expansion data_out bus (EXPOUT-1) in a way as it will be detailed with reference to figures 8A and 8B.

Figure 7 illustrates the crossbar data switch 210 of figure 2, and is composed of a switching matrix 702, a multiplex data 10 unit 704 and an algorithm unit 706. The Multiplex Data unit performs the multiplex operations between the buses issued from the select data_in circuit (203-1 to 203-8) and issued from the expansion data_in circuit (207-1 to 207-8) to grant one access. The switching matrix 702 operates under the 15 control of the algorithm unit 706 which generates a bit combination on lines configuration 708 at each time period in order to configure the switching matrix.

The bit combination set on the lines configuration 708 allows to address the data coming from the multiplex Data unit to the 20 appropriate data_out circuit (205-1 to 205-8) on respective bus (216-1 to 216-8).

The algorithm unit 702 mainly performs the following tasks:

- receive request signals to send data from both the select data_in block (202) and the expansion data_in block (206),
- 25 • grant the select data_in block (203-1 to 203-8) and/or the expansion data_in block (207-1 to 207-8),
- compute during each time period the configuration of the switching matrix for the next data output,

FR 9 2000 0052

- set the lines configuration 708 based on that computation.

Figures 8A and 8B illustrate two implementations of port and speed expansion modes with the switch module of the invention. Only figure 8A is described but the skilled man will easily apply corresponding description to figure 8B.

Figure 8A is a representation of a Port Expansion mode having 3 modules (800, 802, 804) wherein each module is connected to 8 LAN adapters (S1-S8, S9-S16, S17-S24). In this example, the maximum number of LAN adapters supported by a card including the three modules is thus 24 LANs. First expansion output referenced 'Exp1_1' of first module 800 is connected to first expansion input of second module 802. Second expansion output 'Exp2_1' of first module 800 is connected to first expansion input of third module 804.

Similarly, first expansion output 'Exp1_2' of second module 802 is connected to first expansion input of first module. Second expansion output 'Exp2_2' of second module is connected to second expansion input of third module 804.

Finally, first expansion output 'Exp1_3' of third module 804 is connected to second expansion input of first module 800. Second expansion output 'Exp2_3' of third module 804 is connected to second expansion input of second module 802.

It is to be recall that the described scheme is just for example and not limiting the scope of the invention which may be covered by any other connection scheme with any other number of modules. With such configuration of the input and output ports of the modules, the incoming packets are delivered to their destination address without the need of changing the destination packet address when it is necessary to change a switch module.

Figure 8B illustrates the preferred implementation for a speed expansion mode to double the switch speed.

FR 9 2000 0052

The operation of the switch is now explained. Just after a system power-on or a system reset, the data switch module initializes the set of address configuration range module 220 by reading the IO's range information of the range module

5 which is done at card level. For the ease of comprehension, let's look at the following table and references of figure 8A which exemplifies an switch module with a 3 IO's pins configuration, configured at card level to indicate the range value covered by the corresponding switch module.

PIN Configuration	Range value
0 0 0	0-7 for first switch module 800
0 0 1	8-15 for second switch module 802
0 1 0	16-23 for third switch module 804

Table 1

It should be noticed that the number of pins can be increased depending on the user requirements to cover a higher number of range values.

15 A destination address of a packet is composed of eight bits wherein three bits are dedicated to the range comparison according to the following table:

packet bits configuration	packet destination address
0 1 2 3 4 5 6 7	
0 0 0 0 0 x x x	first module 800
0 0 0 0 1 x x x	second module 802
0 0 0 1 0 x x x	third module 804

Table 2

20 At each synchronization pulse generated every 54 system clocks, the data switch module stores all the bytes of an

incoming data packet. As already mentionned, the header byte of the data packet contains the destination address of the packet, and the other bytes are the data packet content. Next, the data switch module compares the packet destination address 5 to its own address range, and then switches the packet to the appropriate destination which is either an internal storing location of a select data-out block (204) or an expansion storing location of an expansion data-out block (208).

If the destination address of an incoming packet is outside 10 the range address of the corresponding module, then the module determines by a comparison of the different ranges, the correct expansion data-out block and switches the incoming packet to the corresponding expansion data-out block which will reroute the packet to its final destination in another 15 switch module.

At each synchronization pulse, the switch module analyses the destination address of each incoming packet (according to the IO's pins configuration as shown in bold in table 2) and compares it with its own range address as provided by the 20 address configuration module 220 (table 1). If the destination address falls within the range of the module, then the packet is output within a data-out block (204) of this latter, otherwise the packet is rerouted on the respective expansion data-out circuit (208) based on the packet bits configuration.

25 In the case the bits configuration of the incoming packet is in the range of the corresponding module, then the select data-in circuit (203-1 to 203-8) receiving this incoming packet sends the packet to its internal memory 306 through the internal bus 316 as previously described with figure 3 and 30 validates the incoming packet by setting the valid_packet signal 318.

Going more precisely on figure 8A, lets take the example where the configuration is a 3-modules card connected together such as to be in the ports expansion mode and interconnecting 24 LAN's adapters. If the LAN adapter connected to port denoted

5 'S1' of first module 800 wants to send a frame to the LAN adapter connected to port 'Out-16' of second module 802, the LAN adapter splits the frame in '53+1=54' bytes packets wherein the header contains the final destination address ('Out-16' in the present example). The destination address
10 byte of the packet incoming to port 'S1' of the first module is analyzed by the select data-in function and based on the configuration module reroutes the packet without the need of changing the destination switch module. In the present example the packet is rerouted to first expansion data-out block
15 (209-1) of first module, and then send to the first expansion data-in block (207-1) of second module where it is stored in the expansion memory (506) in order to be later processed by the crossbar mechanism of the crossbar data switch (210) of second module to be switched to the appropriated output.

20 As soon as the packet is stored into the expansion memory of second module, the expansion mechanism sends a request for connection signal to the crossbar data switch in order to request a connection to port 'Out-16'. The crossbar sends back an acknowledge signal in order to inform that the connection
25 will be established at the synchronization pulse.

At the next synchronization pulse, the expansion-in function puts the appropriate data onto the expansion-mux-bus (214-1) and the packet is transferred through the crossbar data switch to the destination data-out block (205-8) to be finally send
30 to the connected LAN adapter.

Although specific embodiments of the present invention have been illustrated in the accompanying drawings and described in the foregoing detailed description, it will be understood that

the invention is not limited to the particular embodiments described herein, but is capable of numerous rearrangements, modifications and substitutions without departing from the scope of the invention. The following claims are intended to 5 encompass all such modifications.

FR 9 2000 0052

CLAIMS

1. Switching module (200) comprising:

first receiving means (202) for storing a first plurality of data packets;

5 second receiving means (206) for storing a second plurality of data packets;

first outputting means (204) for outputting a first subset of the first plurality of data packets and the second plurality of data packets;

10 second outputting means (208) for outputting a second subset of the first plurality of data packets; and

15 switching means (210), coupled to the first and second receiving means (202,206) and coupled to the first and second outputting means (204,208) for routing the first and the second subsets of the first plurality of data packets and the second plurality of data packets to the respective first or second output means.

2. A switching module according to claim 1 wherein the first receiving means further comprising a set of 'm' data-in circuits (203-1 to 203-8) for receiving the first plurality of data packets from a plurality of LAN adapters (16-1 to 16-4), each data-in further comprising:

25 a first memory (306) for storing the first subset of said first plurality of data packets and a second memory (308) for storing the second subset of said first plurality of data packets; and

selecting means (302,304,310,312) for sending each received frame of said first plurality of data packets either to the first or second memory.

3. A switching module according to claim 2 wherein the data
5 packets are sized as ATM data packets, each data packet
further comprising an additional byte to define the final
destination of said data packet, said additional byte
including a module bit configuration to determine in which
of said first or second memory the data packet is to be
10 stored.

4. A switching module according to claim 3 wherein the first
outputting means (204) further comprising a set of 'p' data-
out circuits (205-1 to 205-8) for receiving the first subset
15 of said first plurality of data packets and the second
plurality of data packets, and wherein the switching means
(210) further comprises control means (706) for configuring
at each time period a plurality of address lines (708) to
route the first subset of said first plurality of data
20 packets and the second plurality of data packets to the
appropriate data-out circuit according to the additional
byte configuration.

5. A switching module according to anyone of claims 2 to 4
wherein the second outputting means (208) further compris-
ing a set of 'n' expansion data-out circuits (209-1 to
25 209-8) for receiving the second subset of said first plural-
ity of data packets, each expansion data-out circuit further
comprising:

means (602,604,608) for storing those data packets of the
second subset of said first plurality of data packets
30 received from the corresponding data-in circuit (203-1 to
203-8).

6. A switching module according to anyone of claims 1 to 5 further comprising an address configuration means (220) for predefining the address of the switch module.

7. A switching module according to claim 6 wherein the address of the switch module is a bit configuration to be compared to the module bit configuration of each incoming data packet.

8. A switching structure comprising two switching modules according to anyone of claims 1 to 7 wherein the first 10 expansion data-out circuit of the first switching module is connected to the first expansion data-in circuit of the second switching module, and the first expansion data-out circuit of the second switching module is connected to the first expansion data-in circuit of the first switching 15 module.

9. A switching structure comprising two switching modules according to anyone of claims 1 to 7 wherein the first receiving means of each switching module is cross-connected to form a single receiving means, and wherein the first 20 outputting means of each switching module is cross-connected to form a single output means.

10. Data transmission system comprising a plurality of Local Area Networks LANs (10-1, 10-2, 10-3, 10-4) interconnected by a hub (12) including a plurality of LAN adapters 25 (16-1, 16-2, 16-3, 16-4) respectively connected to said LANs and a crossbar switch (14) interconnecting all LAN adapters wherein at least one of said LANs wants to transmit a plurality of data packets to another one of said LANs through said crossbar switch (14);

said system being characterized in that said crossbar switch comprises at least two switching modules according to anyone of claims 1 to 9.

11. The data transmission system of claim 10 wherein wherein at 5 least one of said LANs wants to transmit a plurality of data frames to another one of said LANs through said crossbar switch, each frame comprising a plurality of data packets.

12. In a data transmission system comprising a plurality of Local Area Networks LANs (10-1,10-2,10-3,10-4) interconnected by a hub (12) including a plurality of LAN adapters (16-1,16-2,16-3,16-4) respectively connected to said LANs and a crossbar switch (14) comprising at least two switching modules (800,802) according to anyone of claims 1 to 11, the crossbar switch interconnecting all LAN adapters and wherein 10 at least one of said LANs wants to transmit a plurality of data packets to another one of said LANs through said crossbar switch, each of said data packets having a fixed bytes size with one byte containing the respective final destination address, a method for routing the plurality of data 15 packets comprising the steps of:
20

receiving the plurality of data packets within the first switching module;.

25 comparing the final destination address of each of said data packets to a switch module address range of the first switching module (800);

if the address matches, storing the corresponding data packet into an internal memory of the first switching module for further outputting to the appropriate LAN adapter, otherwise

storing the corresponding data packet in an expansion memory of the first switching module for further routing to the second switching module.

13. The method of claim 12 further comprising a first step of
5 assigning a switch module address range to each switching module.

THIS PAGE BLANK (USPTO)

SYSTEM FOR ROUTING DATA FRAMES THROUGH A CROSSBAR SWITCH IN
EXPANSION MODE

Abstract

A switching module for use either in port or speed expansion mode is disclosed. The switching module is preferably used in a data transmission system comprising a plurality of Local Area Networks LANs interconnected by a hub which includes a plurality of LAN adapters respectively connected to said LANs. A crossbar switch interconnects all LAN adapters and comprises switching modules having first receiving means for storing a first plurality of data packets; second receiving means for storing a second plurality of data packets; first outputting means for outputting a first subset of the first plurality of data packets and the second plurality of data packets; second outputting means for outputting a second subset of the first plurality of data packets; and switching means, coupled to the first and second receiving means and coupled to the first and second outputting means for routing the first and the second subsets of the first plurality of data packets and the second plurality of data packets to the respective first or second output means. The routing of the incoming data packets to their final destination is done without modifying the data packet header as a data packet sent by a source of adapter contains in its header the physical address of the destination adapter.

Figure 2

THIS PAGE BLANK (USPTO)

FR9 2000 0052
BENAYOUN ET AL.
1/9




FIG. 1

FR9 2000 0052
BENAYOUN ET AL.
2/9




FIG. 2

FR9 2000 0052
BENAYOUN ET AL.
3/9




FIG. 3

FR9 2000 0052
BENAYOUN ET AL.
4/9




FIG. 4

FR9 2000 0052
BENAYOUN ET AL.
5/9




FIG. 5

FR9 2000 0052
BENAYOUN ET AL.
6/9




FIG. 6

FR9 2000 0052
BENAYOUN ET AL.
7/9




FIG. 7

FR9 2000 0052
BENAYOUN ET AL.
8/9




FIG. 8A

FR9 2000 0052
BENAYOUN ET AL.
9/9




FIG. 8B

THIS PAGE BLANK (USPTO)

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)